As opposed to scan schemes, a non-scan DFT allows at-speed 
Introduction
To achieve a good design-for-testability (DFT) technique, the designers must have following goals -1) to decrease test generation time, 2) to decrease test application time, 3) to have high fault efficiency * , 4) to achieve at-speed testing, and 5) hardware overhead should also be less in the designs. One approach in DFT designs is scan technique. In full scan technique [1, 2] , the test generation problem of a sequential circuit is reduced to that of a combinational one and use of combinational ATPG guarantees complete fault efficiency. Partial scan [3, 4] offers low hardware overhead than full scan, but as it uses sequential test generation methods, high fault efficiency cannot be achieved. However, scan techniques fail to provide at-speed testing. To avoid the problems of scan techniques, non-scan approaches are proposed in [6] [7] [8] [9] . In [6] , some flipflops are controlled by multiplexers. In [7] , DFTs are * The ratio of number of faults detected or proved redundant by a test algorithm to the total number of faults in a circuit is known as fault efficiency. designed using locally available lines. In [8] , nonscan design was targeted only to remove equivalent and isomorph redundancy. In all these approaches, though testing time may be improved, complete fault efficiency cannot be achieved. Non-scan DFT approach with complete fault efficiency using combinational ATPG is first proposed in [9] . This paper suggests three new non-scan DFT techniques for sequential circuits. In the proposed techniques, test sequences for different faults in a sequential machine are found by generating test patterns by a combinational ATPG tool used on combinational part of the machine and use of such ATPG tool guarantees complete fault efficiency. As each test pattern generated by this ATPG tool consists of values on primary inputs as well as state registers, some test patterns may consist some values that can never be reached by state transitions from reset states. To reach such values on state registers (invalid states), we propose a technique to append an extra logic called circuit to reach invalid states (CRIS) with the original machine. Among the three techniques, the first one requires k additional observable points (k is the number of flip-flops in the circuit). Use of one more additional circuit called as Differentiating Logic (DL) greatly reduces the number of additional observable points in second and third techniques. The DL part of the proposed additional hardware is universal (i.e., independent of the original machine). To increase the testability for PLA-based machines, the work in [11] appends an additional hardware. However, hardware overhead in [11] is higher and it depends on the original machine. Three proposed techniques, the method in [9] and full scan technique are compared on benchmarks. First two techniques have low hardware overhead. First and third techniques have low test application time. Test application time of the second technique is larger in comparison to those of first and third, but it is less than that of full scan. Test length and hardware overhead are found to compare favorably with those of scan and previous non-scan approaches.
Preliminaries
The general model of a synchronous sequential machine is shown in Fig. 1 
New DFT designs
From STG of the machine, first we find the set of valid and invalid states. Then we use combinational ATPG algorithm to find the set of test vectors of the CTGM. If such a test vector is a valid test state, then this state can be reached from the reset state. But if it is an invalid test state (i.e, it is unreachable from the reset state), the value of PPIs cannot be set to the SR using state transitions of the machine. The problem of state initialization to an unreachable state poses a major problem in the test generation of sequential circuits. In our designs, we adopt a new technique to reach these unreachable states. Notice that to test a circuit, we need not reach all invalid states, reaching only to invalid test states are sufficient.
The first technique
In our design to set the invalid test states to the SR, we append an extra logic called as CRIS (circuit to reach invalid states) to the original machine that generates all invalid test states of the machine. The DFT scheme is shown in Fig. 3 . CRIS has the inputs as the next state lines of the original machine. In a similar approach recently [9] , an additional circuit was also used to reach these invalid test states, where primary inputs are used as inputs to the extra logic. 
The second technique
The drawback of the first technique is that it requires k additional observable points. To reduce the number of observable points, we use one more additional circuit known as differentiating logic (DL). The complete scheme is shown in Fig. 5 .
(a) Design of (DL): Two cases need to be considered.
Case 1: k < n: In this case, DL has one output, given by F =x 1 y 1 +x 1 y 1 +x 2 y 2 +x 2 y 2 +……+x k y k + x k y k . The circuit to realize F is shown in Fig. 6 . The function F has a unique property. For every combination of (y 1 , y 2 ,…, y k ), y i ∈ (0,1), the subfunction contains a unique pattern in x i s, such that for a pattern (y 1 , y 2 ,…, y k ) at PPIs, if we apply a pattern X at PIs with (x 1 , x 2 ,…, x k ) = (y 1 , y 2 ,…, y k ), we get the output of DL as 0, and for any other pattern at PI the output is at logic 1. It implies that if the machine reaches a state S i (y 1 , y 2 ,…, y k ), then by applying a single input pattern, obtained by complementing each bit of (y 1 , y 2 ,…, y k ), this state can be uniquely identified. That is, differentiating sequence of any two states is of unit length. Case 2: k > n: DL has r (= k/n) outputs, and each output line realizes F i (1< i <r) s.t., F j+1 = x 1 y jn+1 +x 1 y jn+1 +x 2 y jn+2 +x 2 y jn+2 +……+ x a y jn+a + x a y jn+a where a = n for (0<j<r-1), and a=k-(r-1)n for j=r-1. If a is found to be 1, then we replace F j+1 by y jn+1 .
(b) DL is universal:
Design of DL is dependent only on the number of PIs and flip-flops in the circuit, i.e., it is universal, not dependent on the circuit structure. Thus, any fault in DL does not interfere with the original circuit behavior.
(c) Use of Hold mode:
It is used to identify a state. If a state (y 1 ,y 2 ,…,y k ) is expected at present state lines, we activate hold mode and apply an input for case 1 (input sequence for case2) at PIs such that x i = y i ∀ i (1<i<n). If the output of DL is 0, then the state of the machine is identified as the expected state.
(d) Techniques to achieve low test application time:
As differentiating sequence is of length r = k/n, test application time is greatly reduced, which is n in case of full scan. (f) Hardware overhead: It equals to (2k+r) gates, where is less than that of full scan for r < n-1.
The third technique
Drawback of second technique is that as observable points use present state lines, we cannot use the same justification sequence for different faults having same initialization state. To avoid this, the third technique is proposed, where a register R is used to load the values of the next state lines and outputs of R are fed into DL. The complete scheme is shown in Fig. 8 . Use of hold mode is similar to that of first technique.
Experimental Results
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Conclusions
The paper suggests three new techniques on non-scan DFT. As state initialization is a major problem in testing of sequential circuits, it solves that problem by using an additional hardware called as CRIS (circuit to reach invalid states). It is found experimentally that hardware overhead of CRIS is also low. 
